A new logic-level approach directly impacts board-level performance and complexity. By optimizing interconnects, fanouts and signal structures before schematic capture, a new gate-level synthesis ...
This project implements a two-party secure function evaluation using Yao's garbled circuit protocol. It has been started on November 2018 for the Privacy Engineering ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback